

FIG. 4





FIG. 5











FIG. 7














FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17






FIG. 18









FIG. 21








FIG. 23





clk C D dpa\_o A В FEDG C Α В FEDG\_1 В C Α FEDG\_2 Α В C REDG В Α REDG\_1 В FIG. 26





FIG. 27






FIG. 29




FIG. 30




FIG. 31




FIG. 32





FIG. 33



b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
BP_N	RLA	FLA	V	VEXPLA	Ī	RDPA	FDPA	LPTR			WPTR			MUXIN	AUTO

FIG. 35

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
XXXXX	XXXXX	SYNOK	LATOK	PHOK	FS	M_STAT	Έ		RLAT			RPTR			

FIG. 36

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	В
BP_N	RLA	FLA	V	WEXPLAT			FDPA	LPTR			WPTR			MUXIN	AUTO
0	Χ	Χ	χ	χ	χ	χ	χ	χ	χ	Х	Х	Χ	Χ	X	χ

FIG. 37

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
I	BP_N	RLA	FLA	1	NEXPLA	Ī	RDPA	FDPA	LPTR			WPTR			MUXIN	AUTO
ĺ	1	χ	0	EXPEC	TED LA	TENCY	X	0	X	χ	X	Χ	χ	Х	X	1

FIG. 38

b1	5	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
BP	_N	RLA	FLA	1	NEXPLA		RDPA	FDPA	LPTR			WPTR			MUXIN	AUTO
	П	0	0	X	X	X	0	1	1	0	0	0	0	0	0	0

FIG. 39

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Ī	BP_N	RLA	FLA	, V	VEXPLA	1	RDPA	FDPA	LPTR			WPTR			MUXIN	AUTO
Ī	1	0	0	χ	χ	Χ	1	0	0	0	0	0	0	0	0	0

FIG. 40

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BP_N	RLA	FLA		WEXPLAT			FDPA	LPTR			WPTR			MUXIN	AUTO
ſ	1	0	0	χ	χ	χ	0	0	1	χ	Χ	Χ	Χ	X	1	0

FIG. 41

U.S. Serial No.: 10/702,042 Atty. Dkt. No.: 003921.00149
Inventor: Jean-Paul CLAVEQUIN
Title: SYNCHRONIZED COMMUNICATION BETWEEN INTEGRATED
CIRCUIT CHIPS

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1_	b0
Π	3P_N	RLA	FLA	V	VEXPLA	Ţ	RDPA	FDPA	LPTR			WPTR			MUXIN	AUTO
	1	0	0	χ	Χ	X	1	0	0	Χ	X	Х	Χ	Х	0	0

FIG. 42

b15	b14	b13	b12 b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
BP_N	RLA	FLA	WEXPL	AT	RDPA	FDPA	LPTR			WPTR			MUXIN	AUTO
1	1	0	EXPECTED L	ATENCY	1	0	0	Х	Χ	Χ	χ	X	0	0

FIG. 43

	015	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	<b>b</b> 3	b2	b1	b0
В	$P_N$	RLA	FLA	V	NEXPLA		RDPA	FDPA	LPTR			WPTR			MUXIN	AUTO
Г	1	0	0	Χ	X	X	1	0	0	Χ	Х	Χ	X	X	0	0

FIG. 44

	b15	b14	b13	b12	b11	b10	<b>b</b> 9	b8	b7	b6	b5	b4	b3	b2	b1	b0
В	P_N	RLA	FLA	V	VEXPLA	1	RDPA	FDPA	LPTR			WPTR			MUXIN	AUTO
	1	1	0	1	1	1	1	0	0	χ	Х	χ	χ	Х	0	0

FIG. 45